Mount-cache hash table entries: 1024 (order: 0, 4096 bytes, linear) Calibrating delay loop (skipped), value calculated using timer frequency. clocksource: timer: mask: 0xffffffff max_cycles: 0xffffffff, max_idle_ns: 79635851949 ns Switching to timer-based delay loop, resolution 41ns sched_clock: 56 bits at 24MHz, resolution 41ns, wraps every 4398046511097ns clocksource: arch_sys_counter: mask: 0xffffffffffffff max_cycles: 0x588fe9dc0, max_idle_ns: 440795202592 ns arch_timer: cp15 timer(s) running at 24.00MHz (phys). NR_IRQS: 16, nr_irqs: 16, preallocated irqs: 16 rcu: RCU calculated value of scheduler-enlistment delay is 10 jiffies. SLUB: HWalign=64, Order=0-3, MinObjects=0, CPUs=4, Nodes=1 mem auto-init: stack:off, heap alloc:off, heap free:off Inode-cache hash table entries: 8192 (order: 3, 32768 bytes, linear) Dentry cache hash table entries: 16384 (order: 4, 65536 bytes, linear) ![]() Kernel command line: console=ttyS0,115200 earyprintk loglevel=8 root=/dev/mtdblock7 rootfstype=ext2 rootwait init=/sbin/init mtdparts=nand.0:17m(secret_a),384k(spl2_a),384k(spl3_a),384k(env_a),2m(u-boot_a),10m(kernel_a),-(rootfs_a) Built 1 zonelists, mobility grouping on. psci: Using PSCI v0.1 Function IDs from DT ![]() psci: probing for conduit method from DT. OF: fdt: Machine model: Allwinner R16 EVB (Parrot) CPU: PIPT / VIPT nonaliasing data cache, VIPT aliasing instruction cache ![]() CPU: div instructions available: patching division code CPU: ARMv7 Processor revision 5 (ARMv7), cr=10c5387d
0 Comments
Leave a Reply. |
AuthorWrite something about yourself. No need to be fancy, just an overview. ArchivesCategories |